Introduction
It has been well known the strain can be introduced to improve the channel transport characteristics of CMOS devices [1, 2] . This work studies the effect of uniaxial tensile strain on ultra-scaled double-gate MOSFETs. The calculation is performed quantum mechanically by non-equilibrium Green's functions (NEGF) [3] method by considering fullband structure [4] . The simulation results compare the I-V characteristics of DGMOSFETs with strain applied to the channel only and strain applied to the whole region of the device for various gate lengths.
Model and Approach
The simulated ultra small device structure with intrinsic channel is shown in Fig. 1 . The carrier transport is assumed to be confined in [100] direction. Six rotated equivalent conduction band ellipsoids in bulk silicon are taken account into the simulation.
The simulation is formulated based on the non-equilibrium Green's functions (NEGF) which allow us to calculate the current and electron densities. For the ballistic case, the NEGF method is mathematically equivalent to solving the Schrödinger equation with open boundary conditions. The retarded Green's function is defined as
where E is the energy and Σ L,R are the boundary self-energies to take into account the effect of semi-infinite left and right contacts into the device. The device Hamiltonian, H, is a block tridiagonal matrix which contains the electrostatic potential, the orbital energies and the anion-cation matrix elements. In the model, the semi-empirical tight binding approximation (TBA) is employed to incorporate the full bandstructure. In the TBA scheme, the total electron wavefunction is expanded as a linear combination of the atomic orbital or Bloch sums of the localized orbitals,
the basis set of atomic-like orbital,
, is assigned at each atomic points described by the orbital type, n, in each atomic type, b, and the lattice point coordinate, i R r
. N is the total lattice points. In our model, the Hamiltonian is represented by a basis set of five atomic orbitals per atom assuming nearest neighbor overlaps [4] . In the TBA method, the strain effects are included by adjusting the geometrical factors (considering the crystal lattice deformation) and the two-central integral parameters [5] . In order to obtain the space charge effect, the Green's function is self-consistently solved with the Poisson's equation by applying Neumann boundary conditions in the source/drain and Dirichlet boundary conditions in the gate contacts.
Results and Discussion
The I ds -V gs characteristics of unstrained and strained DGMOSFETs with gate lengths of 6, 12, and 18 nm and 3 nm channel thickness are presented in Figs. 2, 3 , and 4. The simulated device is assumed to be under 1% uniaxial tensile strain. In the simulation, two strained scenarios are assumed, first the strain is applied only to the channel region and second the strain is applied to the whole regions; source, channel and drain regions. Fig. 5 shows the current enhancement, defined as a ratio between the strained current with unstrained current. In general, the strained devices have higher current compared to those of unstrained devices, although as the gate length becomes shorter the strain has minimal effects to the current enhancement. Also as comparisons, the devices with strain applied only to the channel have higher current enhancement to the devices with strain applied to the whole regions. From the comparison of barrier height and transmission functions (see Fig. 6 ), we can see the tunneling current occurs in larger energy in the device with strained channel (0.0793 eV) and in the device with strain applied to the whole region (0.0553 eV) as compared to 0.0487 eV for the unstrained device. As conclusion, the device with strain applied only to the channel provide better performance in terms of current enhancement compared to the device with the strain applied to the whole regions.
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